Convert binary ROM to Verilog syntax case statement for synthesizing with Lattice Synthesis Engine.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool