Generate statement (genvar, generate)
shtaxxx opened this issue · comments
Generate statement (genvar, generate)
It has been implemented in to_verilog.py and from_verilog.py
PyHDI / veriloggen
Veriloggen: A Mixed-Paradigm Hardware Construction Framework