Giters

PyHDI / veriloggen

Veriloggen: A Mixed-Paradigm Hardware Construction Framework

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Module generation on Instantiation

shtaxxx opened this issue · comments

commented
Module generation on Instantiation
commented

Internal sub-module definitions are automatically compiled into Verilog.