PyHDI / veriloggen

Veriloggen: A Mixed-Paradigm Hardware Construction Framework

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Supporting multiple outstanding DMA requests

shtaxxx opened this issue · comments

Two DMAs in the following thread code should be overlapped.

def ctrl():
    myaxi.dma_read_async(local_ram, laddr0, gaddr0, size0)
    myaxi.dma_read_async(local_ram, laddr1, gaddr1, size1)
    myaxi.dma_wait()

To support multiple outstanding requests, unissued request queue and issued request queue will be required respectively.
The similar mechanism had been implemented in PyCoRAM.