MJoergen / jt51

YM2151 clone in verilog. FPGA proven.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

JT51

YM2151 clone in verilog. FPGA proven. (c) Jose Tejada 2016. Twitter: @topapate

You can show your appreciation through

Originally posted in opencores. The Github repository is now the main one.

Folders

  • jt51/doc contains documentation related to JT51 and YM2151
  • jt51/hdl contains all the Verilog source code to implement JT51 on FPGA or ASIC
  • jt51/hdl/filter contains an interpolator to use as first stage to on-chip sigma-delta DACs
  • jt51/syn contains some use case examples. It has synthesizable projects in various platforms
  • jt51/syn/xilinx/contra sound board of the arcade Contra. Checkout hdl subfolder for the verilog files

Usage

All files are in jt51/hdl. The top level file is jt51.v. You need all files in the jt51/hdl folder to synthesize or simulate the design.

Alternatively you can just use the file jt51_v1.1.v at the release folder. It contains all the necessary files concatenated inside. It is generated by the script in bin/jt51_singlefile.sh

Simulation modules are added if macro: - SIMULATION is defined - JT51_NODEBUG is not defined

Use macro JT51_ONLYTIMERS in order to avoid simulating the FM signal chain but keep the timer modules working. This is useful if a CPU depends on the timer interrupts but you do not want to simulate the full FM sound (to speed up sims).

Related Projects

Other sound chips from the same author

Chip Repository
YM2203, YM2612, YM2610 JT12
YM2151 JT51
YM3526 JTOPL
YM2149 JT49
sn76489an JT89
OKI 6295 JT6295
OKI MSM5205 JT5205

This sound core has been used at least in the following arcade cores for FPGA

  • JTCPS1: CAPCOM SYSTEM arcade clone
  • JTDD: Double Dragon 1 & 2 arcade clone
  • JTGNG: arcade clones of pre-CPS CAPCOM games. Some use YM2151 through JT51

More to come soon!

About

YM2151 clone in verilog. FPGA proven.

License:GNU General Public License v3.0


Languages

Language:VHDL 43.2%Language:Verilog 34.0%Language:C++ 12.8%Language:Stata 3.3%Language:Assembly 3.2%Language:Shell 2.5%Language:SystemVerilog 0.4%Language:C 0.2%Language:Tcl 0.2%Language:Coq 0.2%Language:Forth 0.1%Language:Makefile 0.1%