DuttaAbhigyan / DES64-using-Verilog

This is a DES implementation in Verilog for a single 64bit plain text block. The code is self explanatory and modularised.

Geek Repo

Github PK Tool