A simulation for data flow system between memory and cache using logic Prolog and functional Haskel Programming.
Repository from Github https://github.comAhmedNasserG/CPU-Cache-SystemRepository from Github https://github.comAhmedNasserG/CPU-Cache-System